Business Standard

How AL and ML are completely overhauling the complex chip designing process

San Jose-headquartered and Nasdaq listed Cadence Design Systems is going about doing this with the recent launch of Cerebrus, an ML-based tool that automates and scales chip design

PLI scheme, electronics, microchip, IT, hardware, technology, manufacturing
Premium

Shivani Shinde Mumbai
Chip design is a complex, design-intensive and time-consuming process. With chip complexity growing and with chips having hundreds of blocks sometimes, the time spent by designers and designer requirements have grown over the years.

San Jose-headquartered and Nasdaq listed Cadence Design Systems wants to change this with the recent launch of Cerebrus, a ML-based tool that automates and scales chip design.

“We have reinforced an ML engine that can improve the productivity of the design by 10x and we can bring in PPA (power, performance, area) improvement by 20 per cent. It provides an automated process from synthesis to sign-off,

What you get on BS Premium?

  • Unlock 30+ premium stories daily hand-picked by our editors, across devices on browser and app.
  • Pick your 5 favourite companies, get a daily email with all news updates on them.
  • Full access to our intuitive epaper - clip, save, share articles from any device; newspaper archives from 2006.
  • Preferential invites to Business Standard events.
  • Curated newsletters on markets, personal finance, policy & politics, start-ups, technology, and more.
VIEW ALL FAQs

Need More Information - write to us at assist@bsmail.in